Your privacy is very important to us. When you visit our website, please agree to the use of all cookies. For more information about personal data processing, please go to Privacy Policy.

3PEAK's Automotive-Grade Test Center Officially Commences Operations

2024-01-09

On December 21, 3PEAK (stock code: 688536), a semiconductor company specializing in high-performance analog chips and embedded processors, celebrated the grand opening of its automotive-grade test center in the Suzhou Industrial Park. This marks the official operational launch of the facility.

4-1.jpg

Mr. Zhou Zhixu, Chairman of 3PEAK, stated in his address, "The 3PEAK automotive-grade test center is a significant project, deeply rooted in the Suzhou Industrial Park. It focuses on high-end automotive-grade wafers and finished chip testing. This strategic move extends 3PEAK's reach in the supply chain from design to testing. The test center will serve as a key driver in our business, continuing our commitment to technological innovation and the creation of high-performance, high-quality, and highly reliable products."


With the increasing integration and complexity of chips and the growing stringent quality and reliability demands in downstream application areas, the establishment and operation of 3PEAK's automotive-grade test center strengthen the company's autonomy in high-end product wafer and finished product testing. The center enhances the synergy between R&D technology and testing processes, bolsters quality control throughout the chip testing process, and provides robust support for supply chain security, technical confidentiality, and R&D iterations.

4-2.jpg

Situated in the Suzhou Industrial Park, the 3PEAK automotive-grade test center, with a planned total investment of CNY 780 million, spans an area of nearly 8,000 square meters. It houses two cleanroom workshops of class 1,000 and class 10,000, each constructed to meet the standards of high-end automotive products. The facility supports ambient, high, and low-temperature testing and is capable of handling various wafer sizes and different packages of finished chips.


SHARE